

### In the Claims

1. Memory integrated circuitry comprising:

an array of memory cells formed in lines over a semiconductive substrate and occupying area thereover, the respective area consumed by at least some individual memory cells within the array being equal to less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; and

at least some of the minimum pitch adjacent lines of memory cells within the array being isolated from one another by LOCOS field oxide formed therebetween.

2. The memory integrated circuitry of claim 1 wherein the memory cells comprise DRAM cells.

AB <sup>SUB</sup> 34 3. (Amended) The memory integrated circuitry of claim 1 wherein individual ones of the lines of memory cells are substantially straight throughout the array.

<sup>SUB</sup> 35 4. The memory integrated circuitry of claim 1 wherein the LOCOS field oxide between adjacent lines is less than or equal to 2500 Angstroms thick.

5. The memory integrated circuitry of claim 1 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $7F^2$

6. The memory integrated circuitry of claim 1 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $6F^2$ .

Sub  
BS  
Ond

09930787-004404  
T04T00-2820E660

7. (Amended) Memory integrated circuitry comprising:

A4  
an array of memory cells formed over a semiconductive substrate and occupying area thereover, at least some memory cells of the array being formed in lines of active area formed within the semiconductive substrate which are continuous between adjacent memory cells, said adjacent memory cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent memory cells;

Sub B5 and  
T04T00" 20202020  
the respective area consumed by individual ones of said adjacent memory cells being equal to less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; and

at least some of the minimum pitch adjacent lines of memory cells within the array being isolated from one another by LOCOS field oxide formed therebetween.

8. (Amended) The memory integrated circuitry of claim 7 wherein individual ones of the lines of continuous active area are substantially straight throughout the array.

9. The memory integrated circuitry of claim 7 wherein the LOCOS field oxide between adjacent lines is less than or equal to 2500 Angstroms thick.

10. The memory integrated circuitry of claim 7 wherein the memory cells comprise DRAM cells.

11. The memory integrated circuitry of claim 7 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $7F^2$ .

12. The memory integrated circuitry of claim 7 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $6F^2$ .

SUB  
85  
OMP.

104T00" 2B20E660

A5  
Sub  
Bit  
Circuit.  
09930787 03140  
T04T03 2820E660

13. (Amended) Dynamic random access memory circuitry comprising:  
an array of word lines and bit lines formed over a semiconductive substrate defining an array of DRAM cells occupying area over the semiconductive substrate, at least some DRAM cells of the array being formed in lines of active area formed within the semiconductive substrate beneath the word lines and which are continuous between adjacent DRAM cells, said adjacent DRAM cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent DRAM cells;

the respective area consumed by individual ones of said adjacent memory cells being equal to less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; and

at least some of the minimum pitch adjacent lines of memory cells within the array being isolated from one another by LOCOS field oxide formed therebetween; and

the bit lines comprise D and D\* lines formed in a folded bit line architecture within the array.

14. (Amended) The memory integrated circuitry of claim 13 wherein individual ones of the lines of continuous active area are substantially straight throughout the array.

15. The memory integrated circuitry of claim 13 wherein the LOCOS field oxide between adjacent lines is less than or equal to 2500 Angstroms thick.

16. The memory integrated circuitry of claim 13 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $7F^2$ .

17. The memory integrated circuitry of claim 13 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $6F^2$ .

Al6  
Sub  
25  
Enty.  
093079 00401  
T04T03 20E660

18. (Amended) Dynamic random access memory circuitry comprising:  
an array of word lines and bit lines formed over a bulk silicon  
semiconductive substrate defining an array of DRAM cells occupying area  
over the semiconductive substrate, the word lines and bit lines having  
respective conductive widths which are less than or equal to 0.25 micron, the  
DRAM cells within the array being formed in lines of active area formed within  
the silicon substrate beneath the word lines and which are continuous  
between adjacent DRAM cells, said adjacent DRAM cells being isolated from  
one another relative to the continuous active area formed therebetween by  
respective conductive lines formed over said continuous active area between  
said adjacent DRAM cells;

at least some adjacent lines of continuous active area within the array  
being isolated from one another by LOCOS field oxide formed therebetween,  
said LOCOS field oxide having a thickness of no greater than 2500  
Angstroms;

the respective area consumed by individual ones of said adjacent  
memory cells being equal to less than  $0.5 \text{ micron}^2$ ; and

the bit lines comprise D and D' lines formed in a folded bit line  
architecture within the array.

19. (Amended) The memory integrated circuitry of claim 18 wherein  
individual ones of the lines of continuous active area are substantially straight  
throughout the array.

20. The memory integrated circuitry of claim 18 wherein said respective area consumed by at least some individual memory cells within the array is no greater than  $0.4375 \text{ micron}^2$ .

21. The memory integrated circuitry of claim 18 wherein said respective area consumed by at least some individual memory cells within the array is no greater than  $0.375 \text{ micron}^2$ .

Sub  
333  
end.

(P)

099079 001401



A7

22. (Amended) Dynamic random access memory circuitry comprising:  
an array of word lines and bit lines formed over a semiconductive substrate defining an array of DRAM cells occupying area over the semiconductive substrate, at least some DRAM cells of the array being formed in lines of active area formed within the semiconductive substrate beneath the word lines and which are continuous between adjacent DRAM cells, said adjacent DRAM cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent DRAM cells;

the respective area consumed by individual ones of said adjacent memory cells being equal to less than  $8F^2$ , where "F" is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; and

the bit lines comprise D and D' lines formed in a folded bit line architecture within the array.

23. (Amended) The memory integrated circuitry of claim 22 wherein individual ones of the lines of continuous active area are substantially straight throughout the array.

24. The memory integrated circuitry of claim 22 wherein F is no greater than 0.25 micron.

25. The memory integrated circuitry of claim 22 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $7F^2$ .

26. The memory integrated circuitry of claim 22 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $6F^2$ .

### New Claims

27. A method of forming integrated circuitry, comprising:  
forming LOCOS field oxide by providing nitride masking blocks over a silicon substrate; the nitride masking blocks being separated by spaces that are less than or equal to 0.25 micron; the spaces leaving portions of the underlying semiconductor substrate exposed between the nitride masking blocks; subjecting the substrate to dry oxidation to form isolation oxide within the spaces and then removing the nitride masking blocks; and  
forming an array of memory cells in lines over the semiconductive substrate and occupying area thereover, the respective area consumed by at least some individual memory cells within the array being less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; at least some of the minimum pitch

adjacent lines of memory cells within the array being isolated from one another by the LOCOS field oxide.

28. The method of claim 27 wherein the lines of memory cells are substantially straight throughout the array.

29. The method of claim 27 wherein the LOCOS field oxide between adjacent lines is formed to be less than or equal to 2500 Angstroms thick.

30. The method of claim 27 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $7F^2$ .

31. The method of claim 27 wherein said respective area consumed by at least some individual memory cells within the array is no greater than about  $6F^2$ .

TOP SECRET

A8

A8

32. A method of forming memory integrated circuitry, comprising:  
forming LOCOS field oxide by providing nitride masking blocks over a silicon substrate; the nitride masking blocks being separated by spaces that are less than or equal to 0.25 micron; the spaces leaving portions of the underlying semiconductor substrate exposed between the nitride masking blocks; subjecting the substrate to dry oxidation to form isolation oxide within the spaces and then removing the nitride masking blocks; and

forming an array of memory cells over the semiconductive substrate and occupying area thereover, at least some memory cells of the array being formed in lines of active area formed within the semiconductive substrate which are continuous between adjacent memory cells, said adjacent memory cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent memory cells; the respective area consumed by individual ones of said adjacent memory cells being less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; at least some of the minimum pitch adjacent lines of memory cells within the array being isolated from one another by the LOCOS field oxide.

33) A method of forming dynamic random access memory circuitry, comprising:

A8 forming LOCOS field oxide by providing nitride masking blocks over a silicon substrate; the nitride masking blocks being separated by spaces that are less than or equal to 0.25 micron; the spaces leaving portions of the underlying semiconductor substrate exposed between the nitride masking blocks; subjecting the substrate to dry oxidation to form isolation oxide within the spaces and then removing the nitride masking blocks;

forming an array of word lines and bit lines over the semiconductive substrate to define an array of DRAM cells occupying area over the semiconductive substrate, at least some DRAM cells of the array being formed in lines of active area formed within the semiconductive substrate beneath the word lines and which are continuous between adjacent DRAM cells, said adjacent DRAM cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent DRAM cells; the respective area consumed by individual ones of said adjacent memory cells being less than  $8F^2$ , where "F" is greater than 0 micron and no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; at least some of the minimum pitch adjacent lines of memory cells

00930787-001401

within the array being isolated from one another by the LOCOS field oxide;

and

wherein the bit lines are formed to comprise D and D\* lines arranged in a folded bit line architecture within the array.

A8

09930787-091401

34. A method of forming dynamic random access memory circuitry, comprising:

A8 forming LOCOS field oxide by providing nitride masking blocks over a semiconductor substrate; the nitride masking blocks being separated by spaces that are less than or equal to 0.25 micron; the spaces leaving portions of the underlying semiconductor substrate exposed between the nitride masking blocks; subjecting the substrate to dry oxidation to form isolation oxide within the spaces and then removing the nitride masking blocks;

forming an array of word lines and bit lines over the bulk silicon semiconductive substrate to define an array of DRAM cells occupying area over the semiconductive substrate, the word lines and bit lines having respective conductive widths which are greater than 0 micron and less than or equal to 0.25 micron, the DRAM cells within the array being formed in lines of active area formed within the silicon substrate beneath the word lines and which are continuous between adjacent DRAM cells, said adjacent DRAM cells being isolated from one another relative to the continuous active area formed therebetween by respective conductive lines formed over said continuous active area between said adjacent DRAM cells; at least some adjacent lines of continuous active area within the array being isolated from one another by the LOCOS field oxide, said LOCOS field oxide having a thickness of no greater than 2500 Angstroms; the respective area consumed by individual ones of said adjacent memory cells being less than 0.5 micron<sup>2</sup>; and

wherein the bit lines are formed to comprise D and D\* lines arranged in a folded bit line architecture within the array.

A8  
35. The method of claim 27, wherein forming an array of memory cells in lines comprises forming an array of memory cells coupled to an array of word lines and bit lines, wherein the bit lines are formed to comprise D and D\* lines arranged in a folded bit line architecture within the array.

36. The method of claim 27, wherein forming an array of memory cells in lines comprises forming an array of memory cells coupled to an array of word lines and bit lines, wherein the bit lines are orthogonal to the word lines.

37. The method of claim 32, wherein forming an array of memory cells comprises forming an array of memory cells coupled to an array of word lines and bit lines, wherein the bit lines are formed to comprise D and D\* lines arranged in a folded bit line architecture within the array.

38. The method of claim 32, wherein forming an array of memory cells comprises forming an array of memory cells coupled to an array of word lines and bit lines, wherein the bit lines are orthogonal to the word lines.

39. The method of claim 32, wherein forming an array of word lines and bit lines comprises forming the bit lines and the word lines to be orthogonal.



A8

40. The method of claim 32, wherein forming an array of word lines and bit lines comprises forming the bit lines in a folded bit line architecture within the array.

09930787.081401  
FOI b01 b2 b6 b7C

11. A method of forming dynamic random access memory circuitry, comprising:

A8 forming LOCOS field oxide by providing nitride masking blocks over a silicon substrate; the nitride masking blocks being separated by spaces that are less than or equal to 0.25 micron; the spaces leaving portions of the underlying semiconductor substrate exposed between the nitride masking blocks; subjecting the substrate to oxidation to form isolation oxide within the spaces and then removing the nitride masking blocks; and

forming an array of word lines and bit lines over the semiconductive substrate to define an array of DRAM cells occupying area over the semiconductive substrate, at least some DRAM cells of the array being formed in lines of active area formed within the semiconductive substrate beneath the word lines and which are continuous between adjacent DRAM cells, said adjacent DRAM cells being isolated from one another relative to the continuous active area formed therebetween by a conductive line formed over said continuous active area between said adjacent DRAM cells; the respective area consumed by individual ones of said adjacent memory cells being less than  $8F^2$ , where "F" is no greater than 0.25 micron and is defined as equal to one-half of minimum pitch, with minimum pitch being defined as equal to the smallest distance of a line width plus width of a space immediately adjacent said line on one side of said line between said line and a next adjacent line in a repeated pattern within the array; at least some of the minimum pitch adjacent lines of memory cells within the array being isolated from one another by the LOCOS field oxide.

00000787-001401

A8 42. The method of claim 41, wherein forming an array of word lines and bit lines comprises forming the bit lines and the word lines to be orthogonal.

43. The method of claim 41, wherein the bit lines are formed to comprise D and D\* lines arranged in a folded bit line architecture within the array.

09920787.004401  
F04T80" 2B20E660